

Cree 600-V SCHOTTKY DIODE

Product Qualification Report

Summary

This report documents the qualification and reliability test results for the Cree 600-V Schottky diode product families. This report also describes the test methods and criteria used for certifying a qualified process.

This report certifies that Schottky diode die manufactured at Cree, Inc., Durham, North Carolina, USA, which are voltage breakdown rated at 600 V, current rated at or below 20 A, and are fabricated using nominally 100-mm (or smaller) SiC substrates manufactured by Cree, Inc., to be production qualified. Furthermore, this report certifies that product families using 600-V SiC Schottky diode die assembled in TO-220, TO-252, TO-263, and TO-247 package styles to be production qualified.

In total, 3357 devices were evaluated in a variety of qualification stress tests across the various current ratings and package styles available for the 600-V Schottky Diode product line. Of the devices tested, there were zero failures during qualification testing. Analysis of field data collected to date shows an estimated FIT value of 0.3 to 0.9 failures per billion device hours, representing a total of over 74 billion device hours (power-on hours) for Cree Schottky diode products in the field.



Table of Contents

Summary.....	1
Table Of Contents.....	2
Qualification Test Plan.....	3
Parametric Verification.....	3
External Visual Inspection.....	3
Autoclave.....	3
H3TRB.....	3
HTRB.....	3
Temperature Cycle.....	3
Intermittent Operating Life.....	3
ESD-HBM.....	3
ESD-CDM.....	3
ESD-MM.....	3
Sampling Plan.....	3
Failure Criteria.....	4
Definition of a Qualification Family.....	4
Summary of Qualification Test Results.....	5
Detailed Qualification Test Descriptions and Results.....	6
Parametric Verification.....	6
External Visual.....	6
Autoclave.....	6
H3TRB.....	6
HTRB.....	7
Temperature Cycle.....	7
Intermittent Operating Life.....	7
ESD-HBM.....	7
ESD-CDM.....	7
ESD-MM.....	8
DHTRB.....	8
MSL Testing.....	8
Reliability Testing and Failure-Mode Analysis.....	9
Three-Temperature Life Testing.....	9
Electric-Field and Moisture Accelerated Life Testing.....	10
Field Reliability and Failure Rate.....	11
Conclusion.....	11



Qualification Test Plan

The product qualification test plan is outlined in Table 1. This plan is based on the guidelines of JESD47-B, *Stress-Test-Driven Qualification of Integrated Circuits*, published by the JEDEC Solid State Technology Association, and AEC-Q101-C, *Stress Test Qualification for Automotive Grade Semiconductors*, published by the Automotive Electronics Council.

Table 1 – 600-V Schottky Diode Product Qualification Test Plan

(T_c = case temperature, T_j = junction temperature, V_{br} = breakdown voltage)

Test	Stress	Duration	Sample Size	Reference
Parametric Verification	Evaluate Data Sheet Specifications at 25°C and 175°C	N/A	3 lots x 25 devices (75 total)	AEC-Q101-C
External Visual Inspection	Observe External Surfaces and Markings	N/A	All devices used for qualification	AEC-Q101-C
Autoclave	Moisture, Thermal, Pressure 100%RH, 121°C, 205 kPa	96h	3 lots x 25 devices (75 total)	JESD22-A102-B Condition C
H3TRB	Bias, Moisture 100V 85°C/85%RH	1000h	3 lots x 77 devices (231 total)	JESD22-A101-B
HTRB	Bias, Thermal 100% V_{br} $T_c=175^\circ\text{C}$	500h	3 lots x 77 devices (231 total)	AEC-Q101-C
Temperature Cycle	Thermal, Mechanical -55°C to 150°C 1000 cycles	1 minute soak, 15°C/min ramp rate 2 cycles per hour	3 lots x 77 devices (231 total)	JESD22-A104-B Condition H Soak mode 1
Intermittent Operating Life	Bias, Thermal ΔT_j (min) 100°C	Product dependent*	3 lots x 77 devices (231 total)	JESD22-A105-C and AEC-Q101-C
ESD-HBM	Electric Field	5 cycles/terminal	1 lot, 30 devices (30 total)	AEC-Q101-001
ESD-CDM	Electric Field	5 cycles/terminal	1 lot, 30 devices (30 total)	AEC-Q101-005
ESD-MM	Electric Field	5 cycles/terminal	1 lot, 30 devices (30 total)	AEC-Q101-002

*Duration and number of cycles is product-dependent, as described in AEC-Q101-REV-C and Table 4 of this document.

Sampling Plan

Random sampling procedures are used to select devices to be evaluated in the various product qualification tests of Table 1. Sample size meets or exceeds the recommendations of JEDEC Standard JESD47B and AEC-Q101-C for qualification of a product family where generic data may be used. For component-specific qualifications, the three-lot sample size (where specified in Table 1) is reduced to one lot.



Failure Criteria

A device failure is defined as a condition in which a stressed device can no longer meet its data sheet specifications, or has consequential external physical damage attributable to an environmental test.

A determination of root cause will be made immediately for any failure found. If the root cause of failure is mishandling, test-equipment failure, or a data-acquisition failure, the failing devices will be removed from the test, and not counted as a qualification failure. If time constraints regarding test suspension are not violated, the qualification test will resume with the remaining devices so long as the total number of remaining devices is at least 90% of the starting sample size (per lot).

A single failure that cannot be identified within the time constraint for a suspended test, or is identified as an inherent device failure, will constitute a qualification failure for the test at hand and noted in the final qualification report. Other qualification tests may proceed so long as their results are not likely to be significantly impacted by the corrective action required by the identified failure mode. This determination will be made by the reliability manager responsible for the product qualification.

Definition of a Qualification Family

A qualification family is defined as meeting all of the following criteria:

1. A single process technology (Schottky diode, MOSFET, p-n junction diode, BJT, JFET, etc.)
2. A single fab process (same design rules, process flow, number of masks and lithographic process, cell density, doping process and dopant type, epi process and thickness, substrate process and thickness, passivation material and thickness, oxidation process and thickness, front/back metal materials, thicknesses, and number of levels)
3. A single fab site
4. A single package-assembly site
5. A single package type (TO-220, TO-247, TO-252, TO-263, etc.)
6. A single assembly process (leadframe base material, leadframe plating, die attach material and method, wirebond material and method, mold compound or other encapsulation material)



Summary of Qualification Test Results

A summary of qualification test results is provided for easy reference. Additional details of the tests are given in the subsequent section.

Table 2a: Parametric Verification Results CSD10060A at 25°C

TEST NAME	UNIT	SPEC LSL	SPEC USL	MIN	MAX	MEAN	STD.DEV.	CPK
VF (Rated Current)	V		1.8	1.4	1.7	1.5	0.02	4.42
IR at 600 V	µA		80	0.5	15.0	6.3	3.6	6.86
VBR at 80 µA	V	600		675	1060	824	81	1.61

Table 2b: Parametric Verification Results C2D10120A at 175°C

TEST NAME	UNIT	SPEC LSL	SPEC USL	MIN	MAX	MEAN	STD.DEV.	CPK
VF (Rated Current)	V		2.4	1.9	2.35	2.05	0.06	1.92
IR at 600 V	µA		1000	4.4	95.3	43.8	30.2	10.4
VBR at 1000 µA	V	600		925	1422	1231	94	2.21

Table 3: Environmental and Operational Test Results

Test #	TEST DESCRIPTION	TEST CONDITIONS	LOTS	TESTED	FAILED
1	External Visual	Per spec	9	3357	0
2	HTRB	Ta = @175°C, 600 V	9	693	0
3	Thermal Cycling	T_low=-55°C, T_high=150°C	9	693	0
4	Autoclave	Ta=121°C, P=205 kPa, RH = 100%	9	225	0
5	H3TRB	Ta=85°C, 85% RH, 100 V	9	693	0
6	IOL	T on/off = see Table 5	9	693	0
7	DPA	Per spec	9	18	0

Note for Table 3: The 9 lots summarized represent randomized samples selected from 9 packaging date codes, which consist of die from 27 fab lots. Three of the nine lots were CSD10060A to provide product-family qualification data for all tests listed in Table 3. In addition, one lot each of the following products was evaluated in all tests of Table 3: CSD20060D, CSD06060A, CSD04060A, CSD02060A, CSD06060G, CSD02060G.

(In addition to Table 3, one lot of CSD10060G and one lot of CSD04060E were evaluated after MSL3 preconditioning, as shown in the section of this report "MSL Testing", Table 5.)



Detailed Qualification Test Descriptions and Results

The following tests are implemented according to the Cree Schottky Diode Product Qualification Plan. Please refer to Table 1 for specific test conditions.

Parametric Verification

Parametric verification (PV) is used to evaluate whether the devices tested meet performance specifications as listed on the product data sheet. The process capability index (C_{pk}) is calculated to determine whether the total variation in the process meets customer quality requirements.

Table 2a: Parametric Verification Results CSD10060A at 25°C

TEST NAME	UNIT	SPEC LSL	SPEC USL	MIN	MAX	MEAN	STD.DEV.	CPK
VF (Rated Current)	V		1.8	1.4	1.7	1.5	0.02	4.42
IR at 600 V	μA		80	0.5	15.0	6.3	3.6	6.86
VBR at 80 μA	V	600		675	1060	824	81	1.61

Table 2b: Parametric Verification Results CSD10060A at 175°C

TEST NAME	UNIT	SPEC LSL	SPEC USL	MIN	MAX	MEAN	STD.DEV.	CPK
VF (Rated Current)	V		2.4	1.9	2.35	2.05	0.06	1.92
IR at 600 V	μA		1000	4.4	95.3	43.8	30.2	10.4
VBR at 1000 μA	V	600		925	1422	1231	94	2.21

A C_{pk} of 1.33 (or above) is considered indicative of a process that is statistically well in control. C_{pk} values shown are for the largest current-rated single-die device in the product family. Values for specific products are available upon request.

External Visual

External visual (EV) inspection is used to identify external defects associated with the device package. Markings, construction, and workmanship are evaluated with the unaided eye, or with up to a 30X magnification, as appropriate for the device feature under inspection.

No visual anomalies were observed during external visual inspection on any of the die used for qualification.

Autoclave

Autoclave testing is used to evaluate the moisture resistance of non-hermetic packaged devices. The device under test (DUT) is unbiased. Autoclave testing is used to identify failure mechanisms internal to the package, such as delamination and corrosion.

External inspection detected no unexpected defects after autoclave stressing. No internal defects were observed during destructive physical analysis (DPA). No electrical failures were observed.

H3TRB

High-humidity, high-temperature reverse bias (H3TRB) testing is used to evaluate the reliability of the DUT in humid environments. The DUT is biased at 100 V. H3TRB is designed to accelerate moisture-related failure modes, including internal corrosion, internal oxidation and dendritic growth.

External inspection detected no unexpected defects after H3TRB stressing. No internal defects were observed during DPA. No electrical failures were observed.

**HTRB**

High-temperature reverse bias (HTRB) testing is used to determine the breakdown robustness of devices under high field and temperature conditions. For 600-V products, the DUT is biased at 100% of its maximum operating static DC field conditions at a flange temperature equal to its maximum static DC forward-operating junction temperature. HTRB is designed to hasten field-accelerated failure modes and early-life failures due to fabrication errors.

External inspection detected no unexpected defects after HTRB stressing. No internal defects were observed during DPA. No electrical failures were observed.

Temperature Cycle

Temperature cycling is used to determine the robustness of devices and interconnects when exposed to alternating high and low temperature extremes. The DUT is unbiased. Temperature cycling is used to identify failure modes that result from coefficient of thermal expansion (CTE) mismatch between materials and similar thermo-mechanical phenomena.

External inspection detected no unexpected defects after temperature cycle stressing. No internal defects were observed during DPA. No electrical failures were observed.

Intermittent Operating Life

Intermittent operating life (IOL) testing is designed to hasten thermally accelerated failure modes (under bias) and early-life failures due to CTE mismatch and assembly defects. The DUT is switched from forward bias to zero bias in specific time intervals to achieve a change in junction temperature (T_j) of 100° or greater. Table 4 details the time intervals to be used.

Table 4: IOL Test Conditions

Package Type	Number of cycles (change in T_j greater than or equal to 100°C)	Number of cycles (change in T_j greater than or equal to 125°C)	Time per cycle (seconds)
Small (e.g., SMD SOTS)	15,000	7,500	120 on / 120 off
Medium (e.g., TO-220)	8,572	4,286	210 on / 210 off
Large (e.g., TO-247)	6,000	3,000	300 on / 300 off

External inspection detected no unexpected defects after IOL stressing. No internal defects were observed during DPA. No electrical failures were observed.

ESD-HBM

Electrostatic discharge (ESD) – human body model (HBM) testing is used to determine the electrostatic discharge threshold above which damage occurs in the device under test. HBM is meant to simulate an ESD event that occurs when a human body acquires charge and transfers that charge to a device during manual device handling or assembly. A standardized circuit is used to apply a specified waveform to the device, and the results dictate an ESD-HBM classification.

All Cree Schottky diode products meet the following HBM classifications: AECQ101-001/ANSI ESD-STM5.1 Classification 3B (>8000 V), JEDEC/EIA JESD22 A114-D Classification 3B (>8000 V).

ESD-CDM

Electrostatic discharge (ESD) – charged device model (CDM) testing is used to determine the electrostatic discharge threshold above which damage occurs in the device under test. CDM is meant to simulate an ESD event that occurs when triboelectric charge transfers to a device during manual device handling, assembly or product packaging. A standardized circuit is used to apply a specified waveform to the device, and the results dictate an ESD-CDM classification.

All Cree Schottky diode products meet the following CDM classifications: ANSI ESD-DS5.3 Classification C5 (>1000 V), JEDEC/EIA JESD22 C101-C Classification IV (>1000 V).



ESD-MM

Electrostatic discharge (ESD) – machine model (MM) testing is used to determine the electrostatic discharge threshold above which damage occurs in the device under test. MM is meant to simulate an ESD event that occurs when an object transfers a charge to a device through a very low-resistance path. A standardized circuit is used to apply a specified waveform to the device, and the results dictate an ESD-MM classification.

All Cree Schottky diode products meet the following MM classifications: AECQ101-002/ANSI ESD-S5.2 Classification M4 (>400 V), JEDEC/EIA JESD22 A115-A Classification C (>400 V).

DHTRB

Dynamic HTRB (DHTRB) stresses the part in the same manner as HTRB, but the bias is switched from 100% of rated reverse bias to zero at 10.4 kHz and a 50% duty cycle. The purpose of DHTRB is to accelerate failures driven by the increased leakage current that is present under transient conditions. To further accelerate the test, DHTRB is performed at 200°C to maximize thermally generated leakage. DHTRB is not included in the qualification test plan since it is not a standardized test. However, the results are mentioned here for completeness. Four hundred and sixty-two samples of CSD10060A and CSD06060A were used for DHTRB testing.

External inspection detected no unexpected defects after 1000 hour DHTRB stressing. No internal defects were observed during DPA. No electrical failures were observed.

MSL Testing

Moisture sensitivity level (MSL) testing is intended to classify non-hermetic surface-mount devices (SMD) according to their sensitivity to damage during solder reflow operations. Damage may be due to absorbed moisture during storage and handling, thermal stresses inherent to the reflow operation itself, or the increase in vapor pressure of moisture inside the package during reflow operations.

MSL testing is conducted for SMDs according to the guidelines set forth in J-STD-020C, "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices" up to MSL Class 3, indicating a "floor life" of 168 hours at or below 30°C, 60% RH. Peak reflow temperature classification was 245°C, as specified by J-STD-020C for a SnPb eutectic die-attach process. MSL classification applies to products using TO-252-2 (DPAK) and TO-263-2 (D2PAK) package types. The highest current-rated die for a given package type was used for the evaluation (CSD10060G and CSD04060E). Reliability testing was performed after MSL3 conditioning. The results are shown in Table 5.

Table 5: MSL Reliability Test Results

Test #	TEST DESCRIPTION	TEST CONDITIONS	LOTS	TESTED	FAILED
1	External Visual	Per spec	2	770	0
2	HTRB	Ta = @175°C, 600 V	2	154	0
3	Thermal Cycling	T_low=-55°C, T_high=150°C	2	154	0
4	Autoclave	Ta=121°C, P=15 PSIG, RH = 100%	2	154	0
5	H3TRB	Ta=85°C, 85% RH, 100 V	2	154	0
6	IOL	T on/off = see Table 5	2	154	0
7	DPA	Per spec	2	12	0



External optical inspection was performed at 40X magnification after samples were preconditioned to MSL3 and exposed to the reliability tests of Table 5. External optical inspection detected no defects.

DPA resulted in the following conclusions:

- a. No delamination on the active side of the die.
- b. No delamination change >10% on any wire bonding surface of the die paddle.
- c. No delamination change >10% along any polymeric film bridging any metallic features that are designed to be isolated.
- d. No delamination/cracking change >10% through the die-attach region for devices that require electrical contact to the backside of the die.
- e. No surface-breaking feature delaminated over its entire length (e.g., lead fingers).

By the criteria of J-STD-020C, all parts therefore pass DPA. No electrical failures were observed.

Note: Lot 1 = TO-252-2, Lot 2 = TO-263-2

Reliability Testing and Failure-Mode Analysis

Reliability testing was performed to estimate the long-term performance of the device and to determine when “wear-out” will occur. By convention, wear-out is reached at the median time to failure (MTTF) for a representative sampling of devices. Stress factors tested for this study were thermal acceleration and electric field acceleration under high-temperature and high-humidity conditions.

Three-Temperature Life Testing

Wear-out reliability of SiC-related technology is limited by the survival of the ohmic contact. As shown in Figure 1, for Cree Schottky diodes operating continuously in forward bias at the maximum junction temperature of 175°C, the median time to failure for a SiC wear-out-related failure mode is 6×10^7 hours (60% lower confidence limit = 4.3×10^7 hours), far exceeding the design goal of 250 years. Each of the three points at high temperature represents 50 samples, and the star represents the estimated median lifetime at the data-sheet-specified maximum junction temperature.




Figure 1: Arrhenius plot of accelerated life test data.

Electric-Field and Moisture Accelerated Life Testing

A primary advantage of SiC for power-electronics technology is its high breakdown field strength, which is 10 times higher than that of silicon. After four years in the field in both 1200-V and 600-V applications, and over 74 billion device hours in operation without a known SiC defect-related failure, Cree is confident that breakdown reliability of its SiC diode technology is not limited by materials or manufacturing quality. For the current generation of SiC devices, wear-out reliability due to high electric field is limited by the packaging material, but only under high heat and humidity conditions. Figure 2 shows in-situ data of the reverse bias leakage current at 480 V at 85°C and 85% RH. Twenty-five CSD06060A (TO-220-2 package style) devices were held for 6000 hours under these conditions without failure.




Figure 2: In-situ plot of accelerated electric field and moisture test data.

After 6000 hours, the test was stopped, and DPA was performed. No damage to the die, die metal structures, or die passivation was observed.



Field Reliability and Failure Rate

Historically, Cree’s 600-V Schottky diode technology has demonstrated a high level of field reliability, as shown in Table 6. FIT is a statistical estimate of non-wearout failure rate and is expressed in “failures per billion device hours.”

Table 6: Historical Cree SiC Schottky Diode Performance

FIELD FAILURE RATE DATA		
Product	Cumulative Device Hours 7.4×10^{10}	FIT
CSD10060		0.9
CSD06060		0.3
CSD04060		0.3
CSD01060		0.6
Total		0.6

The assumptions made in calculating the FIT value are as follows: Product is in the field 60 days from shipment received, the product operates continuously for 12 hours per day, and 50% of field failures are reported to Cree. Table 6 represents the FIT value of single die assembled either in a TO-220-2 (single-die “A” product) or TO-247-3 (dual-die “D” product)-style package.

Conclusion

Cree 600-V Schottky diodes were selected and tested as described in this report. The tested devices met all electrical performance requirements, and no failures were observed in any qualification test. Based on these results, Cree 600-V Schottky diode products are certified* as qualified product according to Cree’s internal requirements.

- CSD10060A
- CSD08060A (by similarity)
- CSD06060A
- CSD04060A
- CSD02060A
- CSD01060A (by similarity)
- CSD20060D
- CSD10060G
- CSD08060G (by similarity)
- CSD06060G
- CSD04060E
- CSD02060G
- CSD02060E (by similarity)
- CSD01060E (by similarity)

Package Styles: A=TO-220-2, D=TO-247-3, E=TO-252-2, G=TO-263-2